PPOpenCL: A Performance-Portable OpenCL Compiler with Host and Kernel Thread Code Fusion

Ying Liu  
State Key Laboratory of Computer Architecture, Institute of Computing Technology, Chinese Academy of Sciences  
Beijing, China  
liuying2007@ict.ac.cn

Lei Huang  
State Key Laboratory of Computer Architecture, Institute of Computing Technology, Chinese Academy of Sciences  
Beijing, China  
leihuang@ict.ac.cn

Mingchuan Wu  
SKL Computer Architecture, ICT, CAS  
Beijing, China  
wumingchuan@ict.ac.cn

Huimin Cui  
SKL Computer Architecture, ICT, CAS  
Beijing, China  
cuihm@ict.ac.cn

Fang Lv  
State Key Laboratory of Computer Architecture, Institute of Computing Technology, Chinese Academy of Sciences  
Beijing, China  
flv@ict.ac.cn

Xiaobing Feng  
SKL Computer Architecture, ICT, CAS  
Beijing, China  
fxb@ict.ac.cn

Jingling Xue  
School of Computer Science and Engineering, University of New South Wales  
Sydney, NSW 2052, Australia  
j.xue@unsw.edu.au

ABSTRACT

OpenCL offers code portability but no performance portability. Given an OpenCL program X specifically written for one platform P, existing OpenCL compilers, which usually optimize its host and kernel codes individually, often yield poor performance for another platform Q. Instead of obtaining a performance-improved version of X for Q via manual tuning, we aim to achieve this automatically by a source-to-source OpenCL compiler framework, PPOpenCL. By fusing X’s host and kernel thread codes (with the operations in different work-items in the same work-group represented explicitly), we are able to apply data flow analyses, and subsequently, performance-enhancing optimizations on a fused control flow graph specifically for platform Q. Validation against OpenCL benchmarks shows that PPOpenCL (implemented in Clang 3.9.1) can achieve significantly improved portable performance on seven platforms considered.

CCS CONCEPTS
- Software and its engineering → Source code generation.

KEYWORDS
Heterogeneous computing, Compiler, OpenCL

ACM Reference Format:

1 INTRODUCTION

Nowadays, heterogeneous architectures have been extensively adopted in a wide range of computer systems, ranging from mobile devices to supercomputers. Heterogeneous systems are typically equipped with both CPUs and accelerators, such as GPUs. However, the diversity of accelerators makes cross-platform programming a big challenge, thus forcing programmers to write and maintain multiple source code versions for a program on different platforms, e.g., CUDA [28] for NVIDIA GPUs and OpenMP for CPUs.

OpenCL [13] addresses this cross-platform programming challenge by providing a unified parallel programming interface for diverse heterogeneous systems. However, OpenCL guarantees cross-platform portability only in terms of functionality but not performance [8, 32, 34, 39, 54]. Therefore, most OpenCL benchmarks provide multiple source code versions for a program optimized for different platforms, including, e.g., one for CPUs and one for GPUs.

Figure 1(a) shows the performance results of two OpenCL benchmarks, lbm and stencil, selected from Parboil [46], running on seven platforms (Table 3), with two versions per benchmark, vCPU for CPUs and vGPU for GPUs. In addition, Figure 1(b) compares the performance results of stencil for its four versions, vCPU, vGPU, vN-G (a version written by us for NVIDIA GPUs), and vA-G (a version written by us for AMD GPUs). For a program running on a platform, the speedups of its different versions are given (with vCPU as the baseline, but explicitly in Figure 1(a)).
Two observations are in order. First, different versions of a program exhibit large performance variations, with no version being the winner across all the platforms. For example, the speedup of vGPU over vCPU for lbm is 0.91x on AMD CPUs but 8.5x on NVIDIA GPUs (Figure 1(a)). Second, even for different GPU platforms, sticking to a fixed GPU version for a program does not guarantee the best performance possible for each platform. As shown in Figure 1(b), vN-G (optimized for NVIDIA) is 21.9% faster than vGPU on NVIDIA GPUs but 6.7% slower than vGPU on AMD GPUs. Similarly, vA-G (optimized for AMD) is 21.5% faster than vGPU on AMD GPUs but 3.2% slower than vGPU on NVIDIA GPUs.

Given an OpenCL program specifically written to achieve good performance for one platform, how do we obtain a version of this program that also achieves good performance for another platform? Instead of manual tuning, we aim to achieve this by using a source-to-source OpenCL compiler framework that can automatically apply platform-specific performance-enhancing optimizations to obtain a platform-specific version. Efforts on addressing such cross-platform performance portability issue exist, but mostly for GPUs [23, 53]. Recently, POCL [16] and HPVM [43] are introduced to provide performance-portable OpenCL compilers for different types of accelerators, focusing on optimizing kernel codes only, by applying, e.g., loop optimization, memory optimization, vectorization, and barrier optimization.

However, we have observed that host-code-related optimizations, such as data layout and thread reorganization, are not only platform-specific but also performance-critical. In addition, optimizing the host and kernel codes individually in isolation may not achieve portable performance well. Given an OpenCL program X written for platform P but executed on platform Q, we generate a platform-specific version of X for platform Q, by (1) fusing X’s host and kernel thread codes (with the operations in different work-items in the same work-group represented explicitly), (2) detecting the aliased host and kernel variables (due to the host-device data transfer via kernel arguments) to enable data flow analyses to be applied more precisely on the fused CFG thus obtained, and (3) applying performance-enhancing optimizations, with (1) – (3) geared specifically for platform Q.

In summary, this paper makes the following contributions:

- We introduce PPOpenCL, a source-to-source OpenCL compiler for improving performance portability:
  - We propose an approach to build a fused CFG for the host and kernel thread codes of an OpenCL program for a particular platform, WII-CFG (Work-Item Interleaving CFG), which makes explicit the platform-specific execution order for the operations in the work-items of the same work-group.
  - We detect the aliased host and kernel variables via kernel arguments to enable traditional data flow analyses to be applied more precisely on WII-CFG.
  - We describe three platform-specific performance-enhancing optimizations, data layout, thread reorganization and holistic vectorization, on WII-CFG.
- We show the effectiveness of PPOpenCL on achieving portable performance across a variety of platforms.

The rest of the paper is organized as follows. Section 2 motivates our work with an example. Section 3 introduces our compiler framework. Section 4 describes our evaluation. Section 5 discusses the related work. Section 6 concludes.

2 MOTIVATION
As a unified parallel programming framework for heterogeneous architectures, OpenCL provides a platform-independent abstract platform model, enabling programmers to arrange computations and data references according to the OpenCL execution model and memory model [13]. In particular, the platform model consists of a host equipped with several OpenCL devices, with each device being divided into several compute units (CUs), which are further divided into several processing elements (PEs). The memory model defines two memory regions, the host memory and the device memory, which are available to the host and kernel codes, respectively. The execution model is defined in terms of two distinct units of execution, the kernel code running on several OpenCL devices and the host code on the host. When a kernel is submitted for execution, an index space, i.e., NDRange is defined, in which each point is a work-item (kernel thread) running on one PE. The work-items are organized into work-groups, with each work-group running on a CU.

To support the OpenCL programming model, an OpenCL compiler framework usually consists of two compilers, the host compiler and the kernel compiler, for a platform. When compiling an OpenCL program, the host compiler compiles the host code and links it with the OpenCL libraries. The kernel compiler, invoked when the program execution starts, generates the executable code for one work-item via the clBuildProgram() API. Then the executable code is duplicated for all work-items in the same work-group, dispatched to different PEs via the clEnqueueNDRangeKernel() API.

This dichotomy of host and kernel compilers aims largely to achieve code portability across different platforms. However, performance portability cannot be guaranteed.
**Host code** (with lines in yellow as calls to the OpenCL library)

```c
1   main(...) {
2       //neighbors of atoms declared and initialized
3       int h_n[nA*Nn]; float h_f[nA]; h_p[nA]; cl_mem d_n, d_f, d_p;
4       for (i = 0; i < nA; i++)
5           for (j = 0; j < Nn; j++)
6               h_n[i*nN + j] = neighborIter[i][j];
7       clEnqueueWriteBuffer(d_n, h_n, Nn*Nn * sizeof(int));
8       //kernel compiler invoked to generate code for one work-item
9       clCreateProgramWithSource(...)
10    ...
11   }
```

**Kernel code**

```c
1   __kernel ker(...)
2       __global float* f,
3       __global float* p,
4       __global int* n,
5       int N, int A,
6       td = get_global_id(0);
7       if (j = 0; j < N; j++)
8           idx = n[tid + *A]; pos = p[idx];
9       }...
```

Figure 2: An OpenCL program for nbody.

Figure 2 illustrates the challenge faced in achieving performance portability with an OpenCL program abstracted from nbody, in the SHOC benchmark suite [6], initially written for GPUs. This program performs an nbody simulation of nA atoms based on its nN neighbors. The host code consists of lines 3-6 (for declaring the atoms and their neighbors used) and line 22 (for post processing the results returned from the kernel code) in green, as well as lines 7-20 (for calling appropriate APIs in the OpenCL library) in yellow. The kernel code consists of lines 1-11 (for computing one atom's result based on its neighbors in one work-item) in red.

When nbody is compiled for CPUs, the kernel compiler will find that the data layout of n is not cache-friendly, but no avail since this is dictated by lines 4-6 in the host code. Therefore, programmers are expected to write another better-performing version for CPUs. To automate this process, PPOpenCL will fuse the host and kernel thread codes together and transform both simultaneously, with the modifications in blue. The modified version will be compiled by the host and kernel compilers to run more efficiently on CPUs.

### 3 THE PPOPENCL FRAMEWORK

Figure 3 depicts the flow chart of PPOpenCL. Given an OpenCL program, PPOpenCL will turn it into a platform-specific OpenCL version in three phases: (1) control flow analysis for building a fused CFG for its host and kernel thread codes, (2) data flow analysis for capturing the data flow across the fused CFG, and (3) performance-enhancing optimizations for improving the performance of the platform-specific version generated on the fused CFG.

Currently, all the analyses are static, without relying on any profiling information related to host and kernel codes.

#### 3.1 Control-Flow Analysis

The objective is to build a CFG for the fused host and kernel thread codes of an OpenCL program on a given platform. This is done in two steps. First, we inline the CFG of a kernel inside the host program, obtaining an inlined CFG (Section 3.1.1). Second, we replicate the CFG of a kernel by representing explicitly the execution order for the operations in the work-items of the same work-group, thereby enabling our later data flow analyses and optimizations.

3.1.1 Inlining Kernels Inside the Host Program. We traverse the CFG of the host code (host CFG), built by the host compiler, looking for a kernel launching API invocation. When one is found, we inline its CFG (kernel CFG), built by the kernel compiler, in the host CFG. As is standard, a call (return) edge from this call site (the exit of the kernel CFG) to the entry of the kernel CFG (this call site) is...
also added. This inlining process works for multiple kernel launching points, possibly inside loops with arbitrary control flow.

At this stage, the CFG obtained is called an inlined CFG.

3.1.2 Modeling the Execution Order of Work-Items. For the OpenCL execution model, it suffices to model the execution order of the operations in the work-items from the same work-group. Their execution order is platform-dependent. A platform can choose to implement the OpenCL execution model in different ways, thereby introducing different execution order constraints. For example, the work-items in a work-group are executed in the SIMT manner on NVIDIA GPUs and serially on AMD CPUs and Tilera.

WII Functions. To express such execution order, we associate a function, a WII (Work-Item Interleaving) function, with the call edge of each kernel (in the inlined CFG). For a given work-item, all its operations are executed serially in a sequence and can thus be identified by an integer (starting from 0), representing its position in the sequence. The operations inside branches are guarded. For an operation op in a kernel’s work-item identified by is thread id (local_id) tid (starting from 0) for platform P, WII_P(tid, op) is an integer that specifies the (logic) step at which op is executed.

Figure 4 depicts two representative execution modes, “Serial” and “Data-Parallel”. In each case, the right column lists the operations, indexed by tid.op, in a work-item, and the left column gives their execution order. Table 1 gives their corresponding WII functions, together with some representative platforms supporting these execution orders. All these seven platforms are taken from Table 3.

Obtaining the Fused CFG. Given the inlined CFG obtained, we can build the fused CFG, called WII-CFG, by making explicit the execution order of the operations in the work-items in a workgroup for a kernel according to its WII function. This is a simple process of replicating the kernel CFG by grouping together the operations in different work-items scheduled together and adding the control flows where appropriate across these groups. A group of operations sharing the same opcode is identified as a vector operation. In the case of multiple kernels running on different architectures, different target-specific WII-functions will be used. Note that execution-order-sensitive built-ins, such as barriers, are handled according to [16, 22], and execution-order-insensitive built-ins, such as atomics, don’t affect correctness. Currently, some advanced built-ins, such as device-side enqueue_kernel(), are not yet optimized.

Figure 5 shows how to build the WII-CFGs using the WII functions in Table 1 for a kernel as shown. For serial execution, the kernel CFG is replicated conceptually rather than physically as many times as the number of work-items, M. For data-parallel execution, the number of replications is \( \lceil M/N \rceil \) times (where \( N = 2 \) is the degree of parallelism), with the identically numbered operations from \( N \) work-items replaced by one vector operation.

3.2 Data Flow Analysis

In the OpenCL memory model, the host and device have separate memory spaces. Thus, programmers need to explicitly manage the data transfer between the two.

For a shared memory space, two variables are aliases if they point to the same data. This notion carries over naturally to separate memory spaces. In this paper, a host object (residing in the host) and a kernel object (residing in the device memory) are said to be aliased if both operate on the same data via a kernel argument (made possible due to the explicit host-device data transfer between the objects).

In Section 3.2.1, we discuss how to identify such aliases. In Section 3.2.2, we describe briefly how traditional data flow analyses can be then applied (more precisely).

3.2.1 Identifying Aliased Host and Kernel Objects. The aliased host and kernel objects are found simply by traversing the host program. For buffers (one of the most widely used data structures), these aliases can be found by looking for calls to clEnqueueWriteBuffer() and clEnqueueReadBuffer() (indicating the direction of the data transfer), as well as setKernelArg() (for the corresponding kernel parameter connecting the aliased objects).
Table 1: The WII functions for the two execution orders depicted in Figure 4, supported by some platforms. For “Data-Parallel”, N is the degree of parallelism, which is 4 on Intel Xeon CPUs, 16 on Xeon Phi, 32 on NVIDIA GPUs, and 64 on AMD GPUs.

<table>
<thead>
<tr>
<th>Execution Mode</th>
<th>WII Function</th>
<th>Representative Platforms</th>
</tr>
</thead>
<tbody>
<tr>
<td>Serial</td>
<td>num_of_op * tid + op</td>
<td>AMD CPUs/Tilera/SW20610</td>
</tr>
<tr>
<td>Data-Parallel</td>
<td>num_of_op * ( \frac{tid}{N} ) + op</td>
<td>Intel CPUs/Xeon Phi/NVIDIA GPUs/AMD GPUs</td>
</tr>
</tbody>
</table>

Table 2: The aliases host and kernel objects in Figure 2.

<table>
<thead>
<tr>
<th>Host Object</th>
<th>Kernel Object</th>
<th>Kernel Argument</th>
<th>Transfer Direction</th>
</tr>
</thead>
<tbody>
<tr>
<td>h_f</td>
<td>d_f</td>
<td>ker (0th)</td>
<td>read</td>
</tr>
<tr>
<td>h_p</td>
<td>d_p</td>
<td>ker (1st)</td>
<td>write</td>
</tr>
<tr>
<td>h_n</td>
<td>d_n</td>
<td>ker (2nd)</td>
<td>write</td>
</tr>
</tbody>
</table>

3.2.2 Applying Traditional Data Flow Analyses. Traditional data flow analyses, such as du-chain and liveness analyses, can now be applied to WII-CFG in the usual manner, except that the aliases detected above are used.

Let us revisit the program in Figure 2 that is originally written for GPUs but now intended to run on CPUs. The kernel compiler, which compiles “ker” alone, cannot improve its poor cache locality due to the strided accesses to \( n \). In PPOpenCL, however, \( n \) is known to be aliased with \( h_n \) (Table 2), as they operate on the same data. Therefore, the locality-enhancing transformations as shown in blue are performed automatically. In more complex cases, some data flow analysis is needed, assisted by such alias information.

3.3 Performance-Enhancing Optimizations

Given the new optimization opportunities exposed across the boundaries of the host and kernel thread codes for a platform, PPOpenCL will now apply performance-enhancing optimizations to the fused CFG to produce a platform-specific OpenCL program. This optimized program will be compiled by the host and kernel compilers to run on the platform. Note that PPOpenCL focuses on optimizations requiring both host and kernel transformations, host-only or kernel-only optimizations, such as adjusting work sizes and optimizing local memory usage, can be applied to the optimized codes produced by PPOpenCL, to obtain further performance gains.
Below, we describe three important new optimizations, (1) thread reorganization, (2) data layout optimization, and (3) holistic vectorization, that we have added to PPOpenCL, all focusing on the work-items in the same work-group. They are applied in the order given, i.e., (1) – (3), as (1) exposes opportunities to (2) and also forms the basis for (3). Furthermore, (2) can also open up new opportunities for (3).

### 3.3.1 Thread Reorganization

The OpenCL program model encourages a large number of work-items, i.e., threads to be created in a work-group in order to balance workload and hide latency during runtime thread scheduling, at the expense of introducing redundant operations across the work-items. Such redundancy can result in runtime overhead for some platforms such as CPUs equipped with effective thread schedulers. Therefore, a coarser granularity can be obtained with thread coarsening.

We achieve this by performing a thread reorganization that applies a coarsening factor to a particular dimension in the NRange of a work-group. In particular, PPOpenCL examines the inter-thread du-chains in WII-CFG and picks the best dimension to coarsen in order to maximize the amount of redundancies removed, without significantly reducing the amount of parallelism exploited in the original program.

Figure 6 gives an example with four work-items in a work-group. For the code in Figure 6(a), its du-chains for n are given in Figure 6(b). By coarsening the x dimension by a factor of 2, work-items (0, 0) and (1, 0) are merged and work-items (0, 1) and (1, 1) are also merged. As a result, some redundant operations in each pair of merged work-items have been eliminated, as revealed in Figure 6(c). Finally, the coarsened code is given in Figure 6(d). For this example, the y dimension can be coarsened in a similar way.

The thread reorganization optimization is done according to Algorithm 1. We find the best NRange dimension d to coarsen with a factor of $f_d$ by maximizing the execution time reduced (line 16), computed from the redundant operations eliminated (line 9), subject to some constraints on the amount of parallelism lost (line 15, i.e., Algorithm 2). Finally, host and kernel codes are transformed accordingly (lines 18 – 19).

![Figure 6: Thread reorganization via coarsening.](image)

### Algorithm 1 Thread Reorganization

1. $\text{Cycle}_{\text{red}} = [0, 0, 0]$ // cycles saved for dimensions x, y, z
2. $F_c = [0, 0, 0]$ // coarsening factors for x, y and z
3. for all variables $v$ do
4.   $du\text{-chain} \leftarrow \text{WII-CFG}.\text{Kernel}().\text{BuildDU}(v)$
5.   for all dimensions $d$ in $(x', y', z')$ do
6.     if Coarsenable($du\text{-chain}, d$) then
7.       $F_c[d] = \text{local\_size}(d)$ // size of dimension $d$
8.       for all reducible operations $op$ of $v$ do
9.         $\text{Cycle}_{\text{red}}[d] = op\_latency$
10.   end for
11. end if
12. end for
13. end for
14. if $F_c 
eq [0, 0, 0]$ then
15.   $F_c = \text{ApplyConstraints}(F_c, \{x', y', z'\})$
16.   Let $d$ be the dimension such that $\text{Cycle}_{\text{red}}[d] + F_c[d]$ is the largest (among dimensions $x$, $y$, and $z$)
17.   $F_c = F_c[d]$
18. CoarsenThreads($\text{WII-CFG}.\text{Kernel}(), d, F_c$)
19. ChangeNDRange($\text{WII-CFG}.\text{Host}(), d, F_c$)
20. end if

### Algorithm 2 ApplyConstraints($Factor, Dims$)

1. if $\text{WII-CFG}.\text{type}() == \text{"GPU"}$ then
2.   for all dimensions $d$ in $\text{Dims}$ do
3.     Let $s$ be the size of dimension $d$ of a work-group and $s_1 \times s_2$ the sizes of its other two dimensions
4.     Adjust $Factor[d]$ so that it is still the largest satisfying $(1) s / Factor[d] \times s_1 \times s_2 \geq 128$ and $(2) 32 \div (\text{divides}) s / Factor[d] \times s_1 \times s_2$
5.   end for
6. else if $\text{WII-CFG}.\text{type}() == \text{"Intel"} \&\& \text{\}'x' \in Dims then$
7.   $Factor[\{x\}] = 1$
8. end if
9. return $Factor$
Coalesced Layout

```
//Host code
{...
clWriteBuffer(d_a, A);
...}
clSetkernelArg(foo,0,d_a);
//launching kernel “foo”
//with local_size=[4,1,1]
...

//Kernel code
__kernel
foo(__global int* a) {
  ...=a[tid]
  ...=a[4+tid]
}
```

(a) Original code

```
//Host code
{...
clWriteBuffer(d_a, A);
...}
clSetkernelArg(foo,0,d_a);
//launching kernel “foo”
//with local_size=[4,1,1]
...

//Kernel code
__kernel
foo(__global int* a) {
  ...=a[tid]
  ...=a[4+tid]
}
```

Serial:
```
ld a(0)
ld a(4)
```

Serial:
```
ld a’(0)
```

Reuse distance = 1

Reuse distance = 0

(b) Optimized code

Figure 8: Data layout optimization for an example (with two int elements per cache line and four work-items per work-group).

In `ApplyConstraints()`, constraints are introduced to reduce the amount of parallelism lost. For GPUs, we require the two conditions stated in line 4 to hold for every coarsened dimension (as recommended in [28]). For data parallel platforms such as Xeon Phi and Intel CPUs, the coalescing factor for the x dimension is simply 1 (line 7) since the work-items in a work-group will be vectorized along this dimension (implying that this dimension will not be coarsened). For any non-divisible coarsening factor, global/local work-sizes are simply rounded up (with non-ops inserted) [41].

The amount of control divergence may reduce the amount of inter-work-item redundancies that can be potentially eliminated by the kernel compiler. In the absence of control divergence, the exposed redundancies can be eliminated with CSE (Common Subexpression Elimination). In the presence of control divergence, PRE (Partial Redundancy Elimination) [52] may be used instead.

### 3.3.2 Data Layout Optimization

As described in Section 2, a platform dictates how the work-items in a work-group are executed. When a buffer is accessed by multiple work-items, our optimization selects one of the two data layouts, as illustrated in Figure 7, and performs the required code transformation for the platform.

For GPUs, a coalesced layout is always preferred as this option enables global memory coalescing to be performed.

For the other data-parallel platforms (excluding GPUs) and serial platforms (with a few representatives listed in Table 1), PPOpenCL picks a data layout for the purposes of improving the cache locality of their on-chip memory, based on the (cache line) reuse distance metric [7]. For platforms such as SW26010 [11] with a compiler-managed scratchpad memory, the cache line size is assumed to be the scratchpad size.

The objective of this optimization is to select a suitable data layout for a kernel object (e.g., a buffer) assessed in a kernel. Note that the elements in such a buffer can be transferred to the local memory in the same way as they are transferred to registers. Hence, no complication should arise when the local memory is involved. For a buffer (accessed in a kernel), its reuse distance, which is computed on WII-CFG, is platform-dependent. Given a platform, PPOpenCL selects one of the two data layouts (shown in Figure 7) with the

Figure 7: Two data layouts for a buffer.
smaller reuse distance according to Algorithm 3. PPOpenCL applies this optimization only to an object with a continuous or coalesced layout (line 2). The reuse distances for the original and alternate layouts are calculated (lines 3 and 8), based on a standard locality analysis algorithm [26], by grouping array references (e.g., buffers as 1-D arrays) in loops (created after the CFG fusion) in terms of their array indices. Finally, the layout with the smaller reuse distance is selected (and transformed if necessary).

Currently, the data layout optimization is conservative. Given a buffer represented by a variable \( v \), this optimization is applied only when it is accessed via \( v \) itself rather than also its aliases (found based on its du-chains and ud-chains). A more sophisticated alias analysis [47] may be needed to expose more opportunities for the optimization.

Figure 8 illustrates our optimization for a small OpenCL program, assuming two elements per cache line (for the on-chip memory) and four work-items per work-group. In the original program given in Figure 8(a), which adopts a coalesced layout for buffer \( a \), its reuse distance is \( 0 \) for a data-parallel platform and \( 4 \) for a serial platform. Therefore, PPOpenCL will retain this layout for a data-parallel platform. However, for a serial platform, PPOpenCL will produce the optimized code given in Figure 8(b), which adopts a continuous layout for buffer \( a' \) instead. Its reuse distance is now \( 2 \) for a data-parallel platform but \( 0 \) for a serial platform.

Note the presence of the \( \text{shuffle}() \) function provided by PPOpenCL in the optimized code, which is inserted by line 11 of Algorithm 3. Based on the du-chain for \( A \), \( A' = \text{shuffle}(A) \) is inserted before the kernel call. Similarly, a corresponding \( \text{shuffle}() \) call that restores the original layout of \( A \) after the kernel call is inserted (if needed).

### 3.3.3 Holistic Vectorization

The work-items in a work-group can be vectorized in three different ways. First, inter-work-item vectorization (i.e., loop level vectorization [56–58]), as shown in Figure 5(c), is supported by platforms such as Xeon Phi and Intel CPUs. Second, intra-work-item vectorization (i.e., Superword level parallelism [21, 56]), can be done by the kernel compilers on the platforms equipped with SIMD engines. Finally, programmers can explicitly vectorize the operations in a work-item by using vector types (e.g., float2 and float4) or the attribute vec_type_hint(\(<\text{type}>\)).
We have implemented PPOpenCL in Clang v3.9.1 and evaluated it on seven platforms listed in Table 3. We have tried all the 11 programs from Parboil and all the 21 programs from Rodinia. Note that SPEC ACCEL [19] consists of 19 programs selected from these two benchmark suites with different inputs. Table 4 lists the 14 programs (with 11 in ACCEL [19]) for which PPOpenCL achieves either a positive or negative (i.e., non-1.0x) speedup on at least one platform, together with their input sizes. Note that we will also give the speedups achieved by PPOpenCL not only for these benchmarks but also for the two benchmark suites as a whole.

For Parboil, a program has two versions, OpenCL_base for CPUs and OpenCL_nvidia for GPUs. For Rodinia, a program has only one version. For each baseline version on a platform (OpenCL_nvidia for GPUs and OpenCL_base for others), PPOpenCL

<table>
<thead>
<tr>
<th>Program</th>
<th>Source</th>
<th>Description</th>
<th>Input Size</th>
</tr>
</thead>
<tbody>
<tr>
<td>cutcp</td>
<td>Parboil</td>
<td>Biomolecular Simulation</td>
<td>96603 atoms</td>
</tr>
<tr>
<td>lbm</td>
<td>Parboil</td>
<td>Fluid Dynamics</td>
<td>120x120x150 cells</td>
</tr>
<tr>
<td>mri-q</td>
<td>Parboil</td>
<td>MRI Reconstruction in non-Cartesian Space</td>
<td>3x262144 pixels</td>
</tr>
<tr>
<td>sgemm</td>
<td>Parboil</td>
<td>Matrix Multiply</td>
<td>1024x992, 1056x992 elements</td>
</tr>
<tr>
<td>stencil</td>
<td>Parboil</td>
<td>7-point Stencil</td>
<td>512x512x64 grids</td>
</tr>
<tr>
<td>spmv</td>
<td>Parboil</td>
<td>Sparse matrix-vector Multiplication</td>
<td>146689 elements</td>
</tr>
<tr>
<td>kmeans</td>
<td>Rodinia</td>
<td>Data Mining</td>
<td>819200 points x 34 features</td>
</tr>
<tr>
<td>backprop (bp)</td>
<td>Rodinia</td>
<td>Pattern Recognition</td>
<td>65537x17 nodes</td>
</tr>
<tr>
<td>nw</td>
<td>Rodinia</td>
<td>Dynamic Programming</td>
<td>2048x2048x4 points</td>
</tr>
<tr>
<td>lavaMD</td>
<td>Rodinia</td>
<td>Molecular Dynamics</td>
<td>1000 boxes</td>
</tr>
<tr>
<td>b+tree</td>
<td>Rodinia</td>
<td>B+tree Traversal</td>
<td>7874 nodes</td>
</tr>
<tr>
<td>cfd</td>
<td>Rodinia</td>
<td>Computational Fluid Dynamics</td>
<td>193536 elements</td>
</tr>
<tr>
<td>gaussian</td>
<td>Rodinia</td>
<td>Gaussian Elimination</td>
<td>1024x1024 matrix</td>
</tr>
<tr>
<td>streamcluster (sc)</td>
<td>Rodinia</td>
<td>Dense Linear Algebra</td>
<td>65536 points</td>
</tr>
</tbody>
</table>

Algorithm 4 Holistic Vectorization

```
1: tmpFactor['x'] = [SIMDWIDTH] // the SIMD width
2: tmpFactor = ApplyConstraints(tmpFactor, ('x'))
3: InterFactor = tmpFactor['x'] // Only x vectorizable
4: regwi = EstimateRegUsage(WIICFG.Kernel())
5: InterFactor = min(regall / regwi, InterFactor)
6: ExpFactor = DetectExpVec(WIICFG.Kernel())
7: f_v = InterFactor / ExpFactor
8: if f_v > 1 then
9:     CoarsenThreads(WIICFG.Kernel(), 'x', f_v)
10:    ChangeNDRange(WIICFG.Host(), 'x', f_v)
11: for all kernel objects A do
12: if Continuous(A) then
13:     GenerateSIMD(A, f_v)
14: end if
15: end for
16: end if
```

Figure 9 gives an example illustrating our holistic vectorization, assuming a vector length of four float elements. In the original code given in Figure 9(a), Exp-Vec is present, with two vector lanes already taken. By applying Inter-Vect, PPOpenCL finds that f_v = 2. Merging two adjacent work-items gives rise to the optimized code in Figure 9(b).

### Table 3: Seven serial and data-parallel platforms.

<table>
<thead>
<tr>
<th>Platform</th>
<th>Compute Unit</th>
<th>OpenCL SDK</th>
</tr>
</thead>
<tbody>
<tr>
<td>CPUs</td>
<td>Xeon E7-8830</td>
<td>Intel OpenCL SDK</td>
</tr>
<tr>
<td>AMD CPUs</td>
<td>Opteron</td>
<td>AMD APP SDK</td>
</tr>
<tr>
<td>Xeon Phi</td>
<td>Xeon E5-2670 &amp; Xeon Phi</td>
<td>Intel OpenCL SDK</td>
</tr>
<tr>
<td>Tilera</td>
<td>TileGX-36</td>
<td>SNU-SAMSUNG OpenCL [22]</td>
</tr>
<tr>
<td>SW 26010</td>
<td>MPE &amp; CPE clusters</td>
<td>PPopenCL with Sunway backend</td>
</tr>
<tr>
<td>NVIDIA GPUs</td>
<td>CPU &amp; Tesla K40c</td>
<td>NVIDIA CUDA SDK</td>
</tr>
<tr>
<td>AMD GPUs</td>
<td>CPU &amp; Radeon HD 7950</td>
<td>AMD APP SDK</td>
</tr>
</tbody>
</table>
will produce an optimized version. Both versions will be compiled by the platform-specific SDK. The speedup achieved by PPOpenCL is measured as the execution time of the baseline over the optimized version.

4.1 Overall Performance Improvements

Figure 10 shows the speedups achieved by PPOpenCL for the programs given in Table 4. For a striped bar, its corresponding platform’s SDK either failed to compile the baseline program or the compiled baseline crashed due to a runtime error. We have not seen a case where this compile-time/runtime error happened to an optimized version but not to its baseline.

Our evaluation shows that PPOpenCL can deliver portable performance. For the 14 programs in Table 4, their speedups are fairly impressive across the seven platforms: 1.22x for Intel CPUs, 2.22x for AMD CPUs, 1.53x for Xeon Phi, 1.50x for Tilera, 2.18x for SW26010, 1.23x for NVIDIA GPUs, and 1.30x for AMD GPUs, with a geometric mean of 1.55x. PPOpenCL achieves the lowest speedup for NVIDIA GPUs as most of these benchmarks are originally written for NVIDIA GPUs. Note that speedup fluctuations are also an indication for the poor performance portability of the baseline programs across these platforms. Also, spmv (the OpenCL_nvidia version) and stencil (the OpenCL_base version) suffer from some performance losses on GPUs and Xeon Phi, respectively. A more sophisticated cost model may be needed to overcome this limitation in future work.

For the other 5 programs from Parboil and the 13 programs from Rodinia, which are not listed in Table 4, PPOpenCL has managed to optimize only two from Rodinia, nn and lud, but without any performance impact at all. With all these programs also counted (but without the ones whose baselines cannot be executed correctly, as discussed above), the speedups achieved by PPOpenCL are still impressive: 1.12x for Intel CPUs, 1.49x for AMD CPUs, 1.26x for Xeon Phi, 1.25x for Tilera, 1.52x for SW26010, 1.11x for NVIDIA GPUs, and 1.16x for AMD GPUs.

4.2 Individual Optimizations

Figure 11 compares the percentage contributions made by PPOpenCL’s three optimizations to the performance improvement of a program on each platform. These results are obtained by gradually introducing the three optimizations, thread reorganization, data layout optimization, and holistic vectorization, in that order (applied).

Holistic vectorization is not profitable on Intel CPUs, Xeon Phi and Tilera. For the former two, Intel SDK applies inter-work-item vectorization by default. So PPOpenCL’s vectorization is turned off (Section 3.3.3). For Tilera, vector operations are not supported. Unlike holistic vectorization, thread reorganization and data layout optimization are both significant on all platforms and more application-specific.

Let us analyze two benchmarks in Figure 12:

(1) kmeans. Thread reorganization is applied to all platforms, but without any noticeable performance gains.

Data layout optimization is applied to a buffer, named d_features, which has a coalesced layout in the baseline program. PPOpenCL leaves this unchanged for GPUs, thus resulting in no gains on NVIDIA and AMD GPUs. For the remaining five platforms, PPOpenCL selects a continuous layout for d_features, resulting in varying gains. However, the absolute performance gains for Intel CPUs and Xeon Phi are smaller, as the reuse distances shortened on both are not as impressive. For example, the reuse distance on AMD CPUs (Tilera) is 51200 (204800) for the coalesced layout but drops to 0 for the continuous layout. For both Intel CPUs and Xeon Phi, however, the same reduction is achieved but only from 33 to 15.

As for holistic vectorization, we explained earlier this is not enabled for Intel CPUs, Xeon Phi and Tilera. For SW26010, it was not applied. For AMD CPUs, the baseline could not be vectorized by AMD SDK. PPOpenCL’s vectorization is thus profitable. For NVIDIA and AMD GPUs, the performance gains are mainly attributed to the 64-bit and 128-bit vector loads/stores enabled.

(2) sgemm. Thread reorganization is now profitable for all the platforms, as some redundant loads for d_a and d_b have been removed. The absolute gains are less impressive on NVIDIA and AMD GPUs due to the smaller coarsening factors used (f_c = 2 on GPUs vs. f_c = 16 for the others). Data layout optimization is applied to d_a and d_b, with a coalesced layout initially in each case. Unlike d_features above, this optimization, which is similarly applied to both, is less profitable in percentage terms. Finally, holistic vectorization achieves performance gains on AMD CPUs and SW26010 (as the baseline was not successfully vectorized) and on NVIDIA and AMD GPUs (due to the 64- and 128-bit vector loads/stores enabled).

4.2.1 Thread Reorganization. We analyze this using oclQuasirandomGenerator, abbreviated here to ocl from [29]. Unlike those from Table 4, ocl allows us to demonstrate how PPOpenCL selects different optimization strategies for NVIDIA and AMD CPUs.

This program has a work-group size of [320, 3, 1]. Coarsening its x dimension allows some redundant load instructions to be removed. On the other hand, coarsening its y dimension allows some redundant branch instructions to be removed. For each of the seven platforms considered, Figure 13 depicts the coarsening factor (and its corresponding coarsening dimension) selected by PPOpenCL, together with the performance speedup variations with these coarsening factors. For all the seven platforms, PPOpenCL has succeeded in picking the best coarsening factor except for Tilera.

For Intel CPUs and Xeon Phi, coarsening the x dimension potentially degrades performance, as it makes it harder to vectorize the work-items along x. For AMD CPUs and SW26010, the performance increases as the coarsening factor along x increases, due to eliminated load instructions. Tilera is expected to follow the same trend except for 4 (x). For NVIDIA GPUs, coarsening the y dimension is better, since this eliminates some branch instructions and thus reduces warp divergence. For AMD GPUs, coarsening the x dimension is better, as eliminating some redundant loads is more performance-critical. However, any coarsening factor larger than 2 along the x dimension degrades performance as the resulting work-group size will no longer be a multiple of 32.
4.2.2 Data Layout Optimization. We examine this optimization using lbm from Parboil. Each work-item operates on a set of 20 data elements associated with a cell in a 3-D mesh. In a continuous layout (adopted by the opencl_base version), the 20 data elements for a cell are stored together. In a coalesced layout (adopted by the opencl_nvidia version), the data elements with the same attribute from all the cells are stored together.

For opencl_base, PPOpenCL retains its continuous layout for AMD CPUs and Tilera but switches to a coalesced layout for Intel CPUs and Xeon Phi (based on reuse distance analysis), achieving 1.25x on Intel CPUs and 2.21x on Xeon Phi (Figure 10). As shown in Table 5, this optimization has succeeded in reducing the cache miss rate on each platform.

4.2.3 Holistic vectorization. We study this optimization using mpi-q from Parboil for AMD CPUs, Xeon Phi and NVIDIA GPUs. As the baseline program is not vectorized, PPOpenCL has vectorized its work-items by a factor of 4 for AMD CPUs and NVIDIA GPUs. As for Xeon Phi, this vectorization is not performed, as it is done by Intel SDK (Section 3.3.3). We show that performing this optimization by PPOpenCL can be counter-productive.

Figure 13 relates the speedups achieved with the number of vector arithmetic instructions (varith_ins) and the number of scalar and vector loads (load_ins), measured by using nvprof for NVIDIA GPUs, OProfile for AMD CPUs and VTune for Xeon Phi (normalized to the baseline).

For NVIDIA GPUs, arithmetic computations cannot be vectorized but memory accesses can. With load_ins reduced to a quarter of that in the baseline, a speedup of 1.15x is obtained. For AMD

Table 5: Cache Behavior of lbm (by OProfile/Perf/Vtune).

<table>
<thead>
<tr>
<th>Platform</th>
<th>Continuous Layout</th>
<th>Coalesced Layout</th>
</tr>
</thead>
<tbody>
<tr>
<td>Intel CPUs</td>
<td>8.02E+10</td>
<td>5.47E+10</td>
</tr>
<tr>
<td>Xeon Phi (L1 miss rate)</td>
<td>0.335</td>
<td>0.151</td>
</tr>
<tr>
<td>AMD CPUs</td>
<td>3.63E+11</td>
<td>1.81E+12</td>
</tr>
<tr>
<td>Tilera (READ_MISS)</td>
<td>6.58E+12</td>
<td>6.74E+12</td>
</tr>
</tbody>
</table>

For opencl_base, PPOpenCL retains its continuous layout for AMD CPUs and Tilera but switches to a coalesced layout for Intel CPUs and Xeon Phi (based on reuse distance analysis), achieving 1.25x on Intel CPUs and 2.21x on Xeon Phi (Figure 10). As shown in Table 5, this optimization has succeeded in reducing the cache miss rate on each platform.
4.3 PPOpenCL vs. POCL

We have compared PPOpenCL with POCL [16] on Intel and AMD CPUs, since these are the stable platforms supported by POCL currently. Figure 15 compares both using the benchmarks in Table 4. PPOpenCL outperforms POCL with a geomean of 2.4x (1.7x) on Intel (AMD) CPUs. Under POCL, gaussian and sc had seg-faults (marked by striped bars).

For Intel CPUs, POCL yields notable performance slowdowns in most programs, with speedups only for lbm, sgemm and bp, outperforming Intel SDK, on average. POCL executes the work-items in a work-group in scalar mode, while Intel SDK vectorizes them (Figure 5(c)). For AMD CPUs, POCL adopts a similar optimization strategy as AMD SDK, resulting in more speedups outperforming AMD SDK, on average (due to mainly the performance gain for b+tree by POCL).

Unlike POCL, which focuses on optimizing kernel codes only, PPOpenCL is a source-to-source compiler by taking advantage of a platform-specific OpenCL implementation to avoid performance drops. PPOpenCL outperforms POCL in 12 (10) programs on Intel CPUs (AMD CPUs), since it optimizes both host and kernel thread codes simultaneously. In the case of b+tree, POCL significantly outperforms PPOpenCL on AMD CPUs. By applying aggressive loop unrolling, POCL has successfully vectorized the operations on complex data structures involving branch instructions across 256 adjacent work-items. However, PPOpenCL failed in its vectorization attempt due to the lack of a powerful dependence analysis for complex data structures. Similarly, AMD SDK (as in the case of Intel SDK) did not succeed here, either.

We can obtain the best of the two worlds by combining PPOpenCL and POCL. For the benchmarks at which both achieve positive speedups (Figure 16), PPOpenCL + POCL is superior over either alone, as PPOpenCL applies kernel optimizations that require the host code information and POCL applies kernel optimizations during code generation.

4.4 PPOpenCL vs. OpenACC

OpenACC [27, 30, 31] is another cross-platform programming framework, which is less performance-competitive than OpenCL but more performance portable. We make this comparison using reduction, with its OpenACC version from NAS_SHOC_OpenACC [14] and its OpenCL version from SHOC [6], on Intel CPUs, AMD CPUs and NVIDIA GPUs. The PGI [33] toolchains for OpenACC are used on these platforms (with OpenACC as the baseline).

Figure 17 gives our results. PPOpenCL outperforms OpenACC by 1.02x on Intel CPUs, 1.12x on AMD CPUs, and 1.19x on NVIDIA GPUs. There are significant performance differences on AMD CPUs.
OpenCL is significantly slower on AMD CPUs than on the other two platforms. The OpenCL version utilizes a coalesced layout and launches a large number of work-items, resulting in poor cache utilization and excessive runtime overhead on AMD CPUs. By applying data layout optimization and holistic vectorization, PPOpenCL achieves a speedup of 16.5x over OpenCL.

5 RELATED WORK

Optimization for Multiple Accelerators. There are many efforts on optimizing OpenCL/CUDA programs on GPUs [3–5, 12, 15, 35, 36, 48, 51], CPUs [17, 20], and FPGAs [9, 18, 50, 59], which are mostly restricted to one accelerator. The three optimizations supported by PPOpenCL are also considered elsewhere [24, 25, 38], except that PPOpenCL provides a generic compiler solution to facilitate host-kernel fused optimizations. Kernel fusion [10, 49], which is the closest to our work, fuses kernels to improve performance rather than its portability. Others [23, 53] optimize OpenCL/CUDA programs for multiple NVIDIA and AMD GPUs. In contrast, PPOpenCL optimizes both host and kernel thread codes simultaneously to improve performance portability by modeling explicitly the platform execution order across the work-items.

Extended Control/Data Flows. There are some efforts on constructing inter-thread control/data flows [1, 42, 55] to facilitate parallelization, communication optimization, or task scheduling. They focus on inter-thread control and data dependencies. In contrast, PPOpenCL focuses on incorporating platform-specific execution orders into WII-CFG.

Performance Portability for Heterogeneous Architectures. Some efforts exist for improving performance portability for specific applications [37, 45] or designing programming languages to support different optimizations on different platforms [2, 44]. They focus on architectural differences while PPOpenCL stresses on modeling platform-specific execution orders for the work-items in a work-group.

POCL [16] is a performance-portable OpenCL implementation. Its core is a kernel compiler that can exploit the data parallelism in OpenCL programs on multiple platforms with different parallel execution models. HPVM [43] is a program representation designed to enable cross-platform performance portability for parallel hardware, by virtualizing the parallel execution behavior and the parallel hardware ISAs. It treats work-items as nodes in a data flow graph and handles the work-items from each kernel uniformly for optimization purposes. Like POCL and HPVM, PPOpenCL considers the multiple work-items in a work-group when applying optimizations to improve performance portability. Unlike POCL and HPVM, however, PPOpenCL can expose more optimization opportunities by performing its optimizations in both the host and kernel thread codes simultaneously.

OpenACC [27, 30, 31] is another cross-platform heterogeneous programming model, which is less performance-competitive but more performance portable than OpenCL [40]. An OpenACC program is written as a serial C/Fortran program annotated with pragmas, with no separate host and kernel programs as in an OpenCL/CUDA program. Such a unified programming model and PPOpenCL will benefit from each other in several ways. First, a unified programming model will simplify our analysis in identifying aliased host and kernel objects, since the data are unified. Second, a unified programming model provides more opportunities for applying a more precise alias analysis to the unified code, before the host and code codes are separated. Finally, our approach can apply to a unified programming model, by treating each parallel-loop as a kernel. We can continue to use WII functions to specify the execution orders of iterations in parallel-loops, thread re-organization and holistic vectorization to optimize parallel-loops, and data layout optimizations to improve locality across the boundary of pragmas.

6 CONCLUSION

In this paper, we have introduced a source-to-source OpenCL compiler, PPOpenCL, to improve cross-platform performance portability for OpenCL programs, by fusing the host and kernel thread codes of an OpenCL program together. We have implemented PPOpenCL in Clang and conducted a fairly extensive evaluation in terms of a set of commonly used OpenCL benchmarks on seven representative platforms. Our experimental results demonstrate that PPOpenCL improves the state of the art by delivering better portable performance.

ACKNOWLEDGMENTS

We thank all the reviewers for their valuable comments and suggestions. This work was supported in part by the National Key Research and Development Program of China (2017YFB0202002), the National Natural Science Foundation of China (61802368, 61521092, 61432016, 61432018, 61332009, 61702485, 61872043), and an Australian Research Council (ARC) Grant DP180104069.

REFERENCES


...


